

256 x 4-Bit Static RAM

The 93L422 is a 1024-bit read/write Random Access Memory (RAM), organized 256 words by four bits. It is designed for high speed cache, control and buffer storage applications. The 93L422 is available in two speeds, "standard" speed and an "A" grade. The device includes full on-chip decoding, separate Data inputs and non-inverting Data outputs, as well as two Chip Select lines.

# Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

# **Quality Overview**

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
  - Class Q Military
  - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
  - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.



A Schlumberger Company

# 93L422 256 x 4-Bit Static Random Access Memory

Memory and High Speed Logic

# Description


The 93L422 is a 1024-bit read/write Random Access Memory (RAM), organized 256 words by four bits. It is designed for high speed cache, control and buffer storage applications. The 93L422 is available in two speeds, "standard" speed and an "A" grade. The device includes full on-chip decoding, separate Data inputs and non-inverting Data outputs, as well as two Chip Select lines.


- Commercial Address Access Time 93L422 — 60 ns Max 93L422A — 45 ns Max
- Military Address Access Time 93L422 — 75 ns Max 93L422A — 55 ns Max
- Fully TTL Compatible
- Features Three State Outputs
- Power Dissipation 0.25 mW/Bit Typ
- Power Dissipation Decreases with Increasing Temperature

## **Pin Names**


A0-A7	Address Inputs
D0-D3	Data Inputs
CS1	Chip Select Input (Active LOW)
CS <sub>2</sub>	Chip Select Input (Active HIGH)
WE	Write Enable Input (Active LOW)
ŌE	Output Enable Input (Active LOW)
00-03	Data Outputs

## Logic Symbol






24-Pin Flatpak (Top View)




24-Pin Leadless Chip Carrier (Top View)



.

Logic Diagram



## **Functional Description**

The 93L422 is a fully decoded 1024-bit Random Access Memory organized 256 words by four bits. Word selection is achieved by means of an 8-bit address,  $A_0$  through  $A_7$ .

Two Chip Select inputs, inverting and non-inverting, are provided for logic flexibility. For larger memories, the fast chip select access time permits the decoding of the chip selects from the address without increasing address access time.

The read and write operations are controlled by the state of the active LOW Write Enable ( $\overline{WE}$ ) input. When  $\overline{WE}$  is

held LOW and the chip is selected, the data at  $D_0-D_3$  is written into the addressed location. Since the write function is level-triggered, data must be held stable for at least twsD(min) plus tw(min) plus twHD(min) to insure a valid write. To read,  $\overline{WE}$  is held HIGH and the chip selected. Non-inverted data is then presented at the outputs ( $O_0-O_3$ ).

The 93L422 has 3-state outputs which provide active pull-ups when enabled and high output impedance when disabled. This allows optimization of word expansion in bus organized systems.

## Truth Table

 	Outputs	Inputs O		Ing			
 Mode	3-State	WE	CS <sub>2</sub>	CS <sub>1</sub>	ÕE		
Not Selected	HIGH Z	х	х	н	x		
Not Selected	HIGH Z	x	L	х	X		
READ	DOUT	н	н	L	L		
WRITE	HIGH Z	L	н	L	X		
Output Disabled	HIGH Z	X	х	х	н		

H = HIGH Voltage Level (2.4 V)

L = LOW Voltage Level (.5 V)

X = Don't Care (HIGH or LOW) High Z = High-Impedance

# DC Performance Characteristics: Over operating temperature ranges (Note 1)

Symbol	Characteristic	Min	Тур	Max	Unit	Condition	
Vol	Output LOW Voltage		0.3	0.45	V	Vcc = Min, Io	L = 8 mA
VIH	Input HIGH Voltage	2.1	1.6		v	Guaranteed Input HIGH Voltage for All Inputs <sup>5</sup>	
VIL	Input LOW Voltage		1.5	0.8	v	Guaranteed Input LOW Voltage for All Inputs <sup>5</sup>	
VOH	Output HIGH Voltage	2.4			v	$V_{CC} = Min$ , $I_{OH} = -5.2 \text{ mA}$	
հլ	Input LOW Current		-150	-300	μA	$V_{CC} = Max, V_{IN} = 0.4 V$	
ЦН	Input HIGH Current		1.0	40	μA	$V_{CC} = Max$ , $V_{IN} = 4.5 V$	
I <sub>IHB</sub>	Input Breakdown Current			1.0	mA	$V_{CC} = Max, V_{IN} = V_{CC}$	
VIC	Input Diode Clamp Voltage		-1.0	-1.5	V	$V_{CC} = Max$ , $I_{IN} = -10 \text{ mA}$	
Iozh Iozl	Output Current (HIGH Z)			50 -50	μA	$V_{CC} = Max, V_{OUT} = 2.4 V$ $V_{CC} = Max, V_{OUT} = 0.5 V$	
los	Output Current Short Circuit to Ground	-10		-70	mA	V <sub>CC</sub> = Max, Note 3	
lcc	Power Supply Current			80 90	mA	Commercial Military	V <sub>CC</sub> = Max All Inputs GND All Outputs Ope

Notes 1. Typical values are at  $V_{CC} = 5.0 \text{ V}$ .  $T_C = +25^{\circ}\text{ C}$  and maximum loading.

2. The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.

3. Short circuit to ground not to exceed one second. 4.  $t_W$  measured at  $t_{WSA}\equiv$  Min.  $t_{WSA}$  measured at  $t_W\equiv$  Min. 5. Static condition only.

4

# Commercial


AC Performance Characteristics:	$V_{CC} = 5.0 V \pm 5\%$	, GND = 0 V, T	$c = 0^{\circ} C$ to $+75^{\circ} C$
---------------------------------	--------------------------	----------------	--------------------------------------

Symbol	Characteristic	A		S	td		
		Min	Max	Min	Max	Unit	Condition
	Read Timing						
tacs	Chip Select Access Time		30		35	ns	
tzrcs	Chip Select to HIGH Z		30		35	ns	
taos	Output Enable Access Time		30		35	ns	Figures 3a, 3b, 3c
tzros	Output Enable to HIGH Z		30		35	ns	
taa	Address Access Time <sup>2</sup>		45		60	ns	
	Write Timing						
tw	Write Pulse Width to Guarantee Writing <sup>4</sup>	30		45		ns	
twsp	Data Setup Time Prior to Write	5	3	5		ns	
twhd	Data Hold Time after Write	5	. 1	5		ns	
twsa	Address Setup Time Prior to Write <sup>4</sup>	5		5		ns	Figure 4
twнa	Address Hold Time after Write	5		5		ns	0
twscs	Chip Select Setup Time Prior to Write	5		5		ns	
twncs	Chip Select Hold Time after Write	5		5		ns	
tzws	Write Enable to HIGH Z		35		40	ns	
twn	Write Recovery Time		40		45	ns	

Military AC Performance Characteristics: V<sub>CC</sub> = 5.0 V  $\pm$  10%, GND = 0 V, T<sub>C</sub> = -55° C to +125° C

	Characteristic	A		Std			
Symbol		Min	Max	Min	Max	Unit	Condition
	Read Timing						
tacs	Chip Select Access Time		40		45	ns	
<b>t</b> ZRCS	Chip Select to HIGH Z		40		45	ns	
taos	Output Enable Access Time		40		45	ns	Figures 3a, 3b, 3c
tzros	Output Enable to HIGH Z		40		45	ns	
taa	Address Access Time <sup>2</sup>		55	)	75	ns	
	Write Timing						
tw	Write Pulse Width to Guarantee Writing <sup>4</sup>	40		55		ns	
twsp	Data Setup Time Prior to Write	5		5		ns	
twнo	Data Hold Time after Write	5		5		ns	
twsa	Address Setup Time Prior to Write <sup>4</sup>	5		5		ns	Figure 4
twнa	Address Hold Time after Write	5		5		ns	1999 <b>*</b> 1997 19
twscs	Chip Select Setup Time Prior to Write	5		5		ns	
twhcs	Chip Select Hold Time after Write	5		5		ns	
tzws	Write Enable to HIGH Z		45		45	ns	
twr	Write Recovery Time		50		50	ns	

Notes on preceding page



4


HIGH Z


0.5 V


0.5 V


HIGH Z














4-23

Fig. 4 Write Mode Timing CHIP SELECTS -50% CS1, CS2 ADDRESS 50% A0-A7 DATAIN 50% D0-D3 WRITE ENABLE 50% +twHD> +twso+ twsa twha twscs WHCS tzws 0.5 V LOAD B 50% HIGH Z-DATA OUTPUTS 00-03 HIGH Z 50% LOAD A 0.5 V Notes


93L422

1. Timing Diagram represents one solution which results in an optimum cycle time. Timing may be

changed to fit various applications as long as the worst case limits are not violated.

2. Input voltage levels for worst case AC test are 3.0/0.0 V.

## **Ordering Information**



Speed Selection

- Blank = Standard Speed A = 'A' Grade
- Packages and Outlines (See Section 9)
- D = Ceramic DIP F = Flatpak
- L = Leadless Chip Carrier P = Plastic DIP

**Temperature Range** C = 0°C to +75°C M = -55°C to +125°C

## **Optional Processing**

QB = Mil Std 883 Method 5004 and 5005, Level B QR = Commercial Device with 160 Hour Burn In or Equivalent