The MBL8042 Universal Peripheral Interface is a single-chip 8-bit microcomputer based on an 8-bit parallel microprocessor chip.

The MBL8042 is fabricated with an N-channel silicon-gate MOS process. The MBL8042 has a $2 \mathrm{~K} \times 8$-bit ROM for program memory, a $128 \times 8$-bit RAM for data memory, 18 I/O ports, an 8 -bit timer/ counter and clock generator on the chip, and is powered by single +5 V .supply.

The MBL8042 is designed to operate as a slave processor, which receives commands and data from the master processor, controls peripheral devices and transfers input data from peripheral devices to the master processor. By using the MBL8042 an intelligent peripheral controller can be designed freely.

## Features

```
| Processor:
    8-bit parallel processing
- Register:
    One 8-bit Status Register
    (for Interface with master
    processor)
    Two 8-bit Data Bus Buffer
    Registers (for Input/Output)
\square}\mathrm{ Memory
    - 2K x }8\mathrm{ bit ROM (for
        program memory)
    - 128 x 8 bit RAM (for data
        memory)
    - I/O:
        One 8-bit Bidirectional Data
    Bus
    Two 8-bit Bidirectional I/O
    Ports
    Two Test Inputs
    | Clock Source:
    Clock Generator (with
    External Crystal Resonator)
    or External Clock
- Processor:
8-bit parallel processing
One 8-bit Status Register
(for Interface with master processor)
```

```
Registers (for Input/Output)
- Memory
- \(2 \mathrm{~K} \times 8\) bit ROM (for
\(-128 \times 8\) bit RAM (for data memory)
One 8-bit Bidirectional Data
Bus
Ports
Two Test Inputs
Clock Generator (with
External Crystal Resonator)
or External Clock
```

- 8-Bit Interval Timer/Event Counter
- Low-power Standby Operation Capability
- Power-on Reset Capability (with External Capacitor)
- Instruction Set: 93 Instructions
(217 Instruction Codes)
- 1-byte Instruction (about 70\%), 2-byte Instruction (about 30\%)
- 1-cycle or 2-cycle Instruction (1 cycle = $2.5 \mu \mathrm{~s}$ at 6 MHz XTAL )
- Technology:

N-channel Silicon-gate E/D MOS Process

- Two Package Options: Standard 40-pin Ceramic (Suffix-C) or Plastic DIP (Suffix-P)
- Equivalent: Intel 8042



## M푼8042H/界

## Block Diagram



Pin Assignment

*These pins are internally pulled up
This device contains circuitry to protect the inputs
against damage due to high static voltages or elec-
tric fields. However, it is advised that normal precau-
tions be taken to avoid application of any voltage
higher than maximum rated voltages to this high im-
pedance circuit.

## Pin Descriptions

| Pin No. | Name | Symbol | Description |
| :---: | :---: | :---: | :---: |
| 1 | Test 0 | $\mathrm{T}_{0}$ | Conditional Input for Conditional Branch |
| 2 | Crystal 1 | XTAL 1 | Input pin for an internal Clock Generator connected to external crystal. Also, this pin can be used as input from an external clock source. |
| 3 | Crystal 2 | XTAL 2 | Input pin for an internal Clock Generater connected to external crystal. <br> (Note: The XTAL 1 and XTAL 2 input levels are not TTL compatible). |
| 4 | Reset | RESET | Resets and forces the MPU to be initialized. (Note: This input level is not TTL compatible). |
| 5 | Single Step | $\overline{\text { SS }}$ | Input pin used for single step operation. |
| 6 | Chip Select | $\overline{C S}$ | Input pin used for the master processor to select the UPI. |
| 7 | External Address | EA | Input pin used for controlling program memory access. Holding EA high forces all program memory fetches to reference external memory. Useful for emulation and debug, and essential for testing and program verification. |
| 8 | Read Strobe | $\overline{\mathrm{RD}}$ | Strobe input enables the MBL8042 to read contents of the Data Bus Buffer register or Status register. |
| 9 | Address "0" | $\mathrm{A}_{0}$ | Address input to read/write data or read/write commands. <br> $A_{0}=$ " $L$ " indicates data read or write. <br> $A_{0}=$ " H " indicates status read or command write. |
| 10 | Write Strobe | WR | Strobe input enables the MBL8042 to write data into its Data Buffer register. |
| 11 | Sync | SYNC | A clock output pin indicating the MBL8042 instruction cycle. This pin is used when a synchronization signal is required for external circuits. |
| $\begin{aligned} & \hline 12 \\ & \text { thru } \\ & 19 \end{aligned}$ | Data Bus | $\begin{aligned} & \hline \mathrm{DB}_{0} \\ & \text { thru } \\ & \mathrm{DB}_{7} \end{aligned}$ | 8-bit bidirectional I/O port used to interface the MBL8042 to the master processor. |
| 20 | Ground | $\mathrm{V}_{S S}$ | Ground terminal. |
| $\begin{aligned} & 21 \\ & \text { thru } \\ & 24 \end{aligned}$ | Port 2 | $\begin{aligned} & \mathrm{P} 2_{0} \\ & \text { thru } \\ & \mathrm{P} 2_{3} \end{aligned}$ | Lower 4 bits of the quasi-bidirectional I/O port (Port 2). These function as interface port with the I/O expander (MBL8243) when an expansion I/O executes instruction. During single step operation upper 3 bits of the program fetch address are output on P20, P21, P22. |
| 25 | Program | PROG | A strobe signal output pin for an I/O expander (MBL8243) used, when performing an expansion I/O instruction. |
| 26 | Power Supply | $V_{\text {DD }}$ | Power supply pin ( +5 V ) for internal RAM. |
| $\begin{aligned} & \hline 27 \\ & \text { thru } \\ & 34 \end{aligned}$ | Port 1 | $\begin{aligned} & \mathrm{P} 1_{0} \\ & \text { thru } \\ & \mathrm{P} 1_{7} \\ & \hline \end{aligned}$ | Quasi-bidirectional I/O ports (Port 1). During single step operation, the next program fetch address (Lower 8 bits) is output. |
| $\begin{aligned} & \hline 35 \\ & \text { thru } \\ & 38 \\ & \hline \end{aligned}$ | Port 2 | $\begin{aligned} & \hline \mathrm{P}_{4} \\ & \text { thru } \\ & \mathrm{P} 2_{7} \\ & \hline \end{aligned}$ | Upper 4 bits of the quasi-bidirectional I/O port (port 2). These function as the flag output pins $\left(\mathrm{P}_{4}\right.$ and $\left.\mathrm{P}_{5}\right)$ and DMA pins ( $\mathrm{P}_{6}$ and $\mathrm{P}_{7}$ ) according to instructions. |
| 39 | Test 1 | $\mathrm{T}_{1}$ | This pin has the following functions according to instruction: <br> 1. Event Input pin for the Event Counter. <br> 2. Condition Input pin for Conditional Branch. |
| 40 | Power Supply | $\mathrm{V}_{\mathrm{CC}}$ | Power supply pin (+5V). |

System Interface

The master processor and MBL8042 are interfaced through the data bus buffer.

MBL8042 has 2 internal DBB (Data Bus Buffer) registers. The register to be accessed is determined by the address line and strobe signal.

Flag 1 ( F 1 ) is set when a command is written ( $A_{0}=1$ ), and reset when data is written ( $\mathrm{A}_{0}=0$ ).

The master processor can read only data from the output DBB register, and cannot read and check data or commands which the master processor has written itself.

When MBL8042 writes data to the output DBB with the OUT DBB, $A$ instruction, OBF is set.

When DBB is read ( $\overline{C S}=R D=$ $A_{0}=0, W R=1$ ) by the master processor, OBF is reset. IBF is set when the master processor writes to the DBB, and reset when MBL8042 reads data from the DBB with IN A, DBB instruction.

The internal status of the MBL8042 does not change when the status register contents are read out. $\overline{\text { CS }} \quad \overline{\text { RD }} \quad \overline{\text { WR }} \quad \mathbf{A}_{0} \quad$ Description

| 0 | 0 | 1 | 0 | Read DBB (Output) register. |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | 1 | Read Status Register. |
| 0 | 1 | 0 | 0 | Write DBB (Input) register (Data). |
| 0 | 1 | 0 | 1 | Write DBB (Input) register (Command). |
| 1 | x | x | x | Invalid. |

Interface between MBL8042 and Master Processor

Resident Data Memory
Map (RAM)


Status Register (PSW)
The Status Register is an 8-bit register configured as shown in the following figure. The upper four bits are used for flags to indicate the status of the MPU and when a sub-routine call or an interrupt occurs, the contents of the program counter is transferred to one of the 8 register pairs of the Stack Register as determined by the lower three bits of the Status Register. The remaining one bit is an unused bit.

## Flags

C (Carry): When an overflow occurs in the Accumulator, this bit is set to " 1 ".

AC (Auxiliary Carry): When an overflow occurs from Bit 3 to Bit 4 in the accumulator, this bit is set to " 1 ".
$F_{0}$ (User Flag): This flag can be controlled as a user flag by the proper instruction.

BS (Bank Select): This flag can be controlled to select a Register Bank by an instruction. When BS $=0$, Register Bank 0 is selected. When BS = 1 , the Register Bank 1 is selected.

## Stack Register (8 Level

 Capability)The Stack Register has 16 bytes of memory area in the built-in RAM. The stack Register consists of eight levels, i.e. a Stack level consists of two bytes as shown below.

SP (Stack Pointer): In the diagram below, "SP" indicates a Stack Pointer address to be used for the next sub-routine call or interrupt. " SP " is given an 8 -bit code from the lower three bits of Status Register as follows:

$\mathrm{PC}_{\mathrm{n}}$ (Program Counter): " $\mathrm{PC}_{n}$ " indicates the contents of the $n$-th bit in the Program Counter.

## Interrupt Processing (IBF Interrupt, Timer/Counter Interrupt)

There are two types of interrupt: the IBF interrupt and Timer/Counter interrupt.

If an interrupt occurs when the system is in "interrupt enable" status, the interrupt flag is set as soon as the current instruction is completed.

When the interrupt processing begins, the Status and Program Counter contents are
first stored in the stack.
Then, operation jumps to Address 3 in the case of the IBF interrupt and Address 7 in the case of a timer interrupt.

After the interrupt has been processed by a user program and RETR (Return and Restore Status) instruction has been executed, the Status and Program Counter contents stored in the stack are restored, the interrupt flag is reset and the system is ready to accept the next interrupt request.

A Timer/Counter interrupt request occurs when the Timer/Counter overflow flag is set due to Timer/Counter overflow.

However, since the Timer/Counter interrupt request is masked by the IBF interrupt request, IBF interrupt has first priority.

The Timer/Counter interrupt is enabled after the IBF interrupt has been executed and the system has become ready to receive the next interrupt request.


Operation Flow Chart


Interrupt Flow Chart


Instruction Set Summary
Accumulator

| Operation | Mnemonic | OP <br> Code | Byte | Cycle | Flag |  | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | C | AC |  |
| Add register to $\mathbf{A}$ | ADD A, Rr | 6X | 1 | 1 | * | * | $(A) \longleftarrow(A)+(R r)$ |
| Add data memory to $A$ | ADD A, @R0 | 60 | 1 | 1 | * | * | $(A) \longleftarrow(A)+((R 0))$ |
|  | ADD A, @R1 | 61 | 1 | 1 | * | * | $(A) \longleftarrow(A)+((R 1))$ |
| Add immediate to $A$ | ADD A, \#data | 03 | 2 | 2 | * | * | $(A) \leftarrow(A)+$ data |
| Add register to A with Carry | ADDC A, Rr | 7X | 1 | 1 | * | * | $(A) \leftarrow(A)+(R r)+C$ |
| to A with Carry | ADDC A, @RO | 70 | 1 | 1 | * | * | $(A) \leftarrow(A)+((R 0))+C$ |
|  | ADDC A, @R1 | 71 | 1 | 1 | * | * | $(A) \leftarrow(A)+((R 1))+C$ |
| Add immediate to A with Carry | ADDC A, \#data | 13 | 2 | 2 | * | * | $(A) \leftarrow(A)+$ data $+C$ |
| AND register to A | ANL A, Rr | 5X | 1 | 1 | - | - | (A) - (A) AND (Rr) |
| AND data memory to A | ANL A, @R0 | 50 | 1 | 1 | - | - | $(A)-(A) A N D ~(R O)$ |
|  | ANL A, @R1 | 51 | 1 | 1 | - | - | $(A) \leftarrow(A)$ AND (R1) |
| AND immediate to A | ANL A, \#data | 53 | 2 | 2 | - | - | $(A) \leftarrow(A)$ AND data |
| OR register to $A$ | ORL A, Rr | 4X | 1 | 1 | - | - | (A) - (A) OR (Rr) |
| OR data memory to A | ORL A, @RO | 40 | 1 | 1 | - | - | $(A) \leftarrow(A) O R((R 0))$ |
|  | ORL A, @R1 | 41 | 1 | 1 | - | - | $(\mathrm{A})-(\mathrm{A}) \mathrm{OR}((\mathrm{R} 1))$ |
| OR immediate to $A$ | ORL A, \#data | 43 | 2 | 2 | - | - | $(A)-(A)$ OR data |
| Exclusive OR data memory to A | XRL A, Rr | DX | 1 | 1 | - | - | $(\mathrm{A}) \leftarrow(\mathrm{A}) \times \mathrm{OR}(\mathrm{Rr})$ |
|  | XRL A, @RO | D0 | 1 | 1 | - | - | $(\mathrm{A})-(\mathrm{A}) \mathrm{XOR} \mathrm{( } \mathrm{RO})$ ) |
|  | XRL A, @R1 | D1 | 1 | 1 | - | - | $(\mathrm{A})-(\mathrm{A}) \mathrm{XOR}((\mathrm{R} 1))$ |
| Exclusive OR immediate to $A$ | XRL A, \#data | D3 | 2 | 2 | - | - | $(A) \rightarrow(A)$ XOR data |
| Increment A | INC A | 17 | 1 | 1 | - | - | $(A)-(A)+1$ |
| Decrement A | DEC A | 07 | 1 | 1 | - | - | $(A) \leftarrow(A)-1$ |
| Clear A | CLR A | 27 | 1 | 1 | - | - | $(\mathrm{A})-0$ |
| Complement A | CPL A | 37 | 1 | 1 | - | - | $(\mathrm{A})-(\bar{A})$ |
| Decimal Adjust A | DA A | 57 | 1 | 1 | * | - | Note (1) |
| Swap nibbles of $A$ | SWAP A | 47 | 1 | 1 | - | - | $(A 7 \sim 4) \rightleftarrows(A 3 \sim 0)$ |
| Rotate A Left | RL A | E7 | 1 | 1 | - | - | $\begin{aligned} & 7 \\ & \begin{array}{\|l\|l\|l} \hline 7 & \\ \hline \end{array} \end{aligned}$ |
| Rotate A Left through Carry | RLC A | F7 | 1 | 1 | * | - | $\square_{7} \square^{\square 1}$ |
| Rotate A Right | RR A | 77 | 1 | 1 | - | - | 7 - |
| Rotate A Right through Carry | RRC A | 67 | 1 | 1 | * | - | C |

Note 1: The accumulator value is adjusted to form BCD digits following the binary addition of BCD numbers. Operation Code X: Table 1
Flag*: This flag is set or reset in the state after executed instruction.
Input/Output

| Operation | Mnemonic | OP Code | Byte | Cycle | Fiag |  | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | C | AC |  |
| Input port to A | IN A, P1 | 09 | 1 | 2 | - | - | ( A$) \leftarrow(\mathrm{P} 1)$ |
|  | IN A, P2 | 0A | 1 | 2 | - | - | (A) - (P2) |
| Output A to port | OUTL P1, A | 39 | 1 | 2 | - | - | $(\mathrm{P} 1)-(\mathrm{A})$ |
|  | OUTL P2, A | 3A | 1 | 2 | - | - | $(\mathrm{P} 2)-(\mathrm{A})$ |
| AND immediate to port | ANL P1, \#data | 99 | 2 | 2 | - | - | $(\mathrm{P} 1)$ - (P1) AND data |
|  | ANL P2, \#data | 9A | 2 | 2 | - | - | $(\mathrm{P} 2)-(\mathrm{P} 2)$ AND data |
| OR immediate to port | ORL P1, \#data | 89 | 2 | 2 | - | - | (P1) - (P1) OR data |
|  | ORL P2, \#data | 8A | 2 | 2 | - | - | (P2) - (P2) OR data |
| Input DBB to A, clear IBF | IN A, DBB | 22 | 1 | 1 | - | - | (A) - (DBB), (IBF)-0 |
| Output A to DBB, set OBF | OUT DBB, A | 02 | 1 | 1 | - | - | $(\mathrm{DBB})-(\mathrm{A}),(\mathrm{OBF})-1$ |
| A7~4 to bits 7~4 of Status | MOV STS, A | 90 | 1 | 1 | - | - | $(S T S 7) \sim 4) \leftarrow(A 7 \sim 4)$ |
| Input Expander port to A | MOVD A, $\mathrm{P}_{\mathrm{P}}$ | OX | 1 | 2 | - | - | $(A 3 \sim 0)-\left(P_{P}\right),(A 7 \sim 4)-0$ |
| Output A to Expander port | MOVD $P_{P}, A$ | 3 X | 1 | 2 | - | - | $\left(P_{P}\right)-(A 3 \sim 0)$ |
| AND A to Expander port | ANLD $P_{P}, A$ | 9x | 1 | 2 | - | - | $\left(P_{P}\right)-\left(P_{P}\right)$ AND ( ${ }^{\text {3 }} \sim 0$ ) |
| OR A to Expander port | ORLD $P_{P}, A$ | 8X | 1 | 2 | - | - | $\left(P_{P}\right)-\left(P_{P}\right)$ OR ( $\left.\mathrm{A} 3 \sim 0\right)$ |

[^0]
## Instruction Set Summary <br> (Continued)

Data Moves

| Operation | Mnemonic | OP Code | Byto | Cycle | Flag |  | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | C | AC |  |
| Move register to $A$ | MOV A, Rr | FX | 1 | 1 | - | - | (A) - (Rr) |
| Move data memory to $A$ | MOV A, @RO | FO | 1 | 1 | - | - | (A) - ((R0)) |
|  | MOV A, @R1 | F1 | 1 | 1 | - | - | (A) - ( R 1$)$ ) |
| Move immediate to $A$ | MOV A, \#data | 23 | 2 | 2 | - | - | (A) - data |
| Move $A$ to register | MOV Rr, A | AX | 1 | 1 | - | - | $(\mathrm{Rr})-(\mathrm{A})$ |
| Move A to data memory | MOV @RO, A | AO | 1 | 1 | - | - | $((\mathrm{RO}) \mathrm{)}$ - (A) |
|  | MOV @R1, A | A1 | 1 | 1 | - | - | $((\mathrm{R} 1)$ ) - (A) |
| Move immediate to register | MOV Rr, \#data | $B X$ | 2 | 2 | - | - | (Rr) - data |
| Move immediate to data memory | MOV @RO, \#data | B0 | 2 | 2 | - | - | ((R0)) - data |
|  | MOV @R1, \#data | B1 | 2 | 2 | - | - | ((R1)) - data |
| Move PSW to A | MOV A, PSW | C7 | 1 | 1 | - | - | $(\mathrm{A})-(\mathrm{PSW})$ |
| Move A to PSW | MOV PSW, A | D7 | 1 | 1 | * | * | (PSW) - (A) |
| Exchange A and register | XCH A, Rr | 2 X | 1 | 1 | - | - | $(\mathrm{A}) \leftrightarrows(\mathrm{Rr})$ |
| Exchange $A$ and data memory | XCH A, @RO | 20 | 1 | 1 | - | - | (A) $二((R 0))$ |
|  | XCH. A, @R1 | 21 | 1 | 1 | - | - | $(\mathrm{A})=((\mathrm{R} 1))$ |
| Exchange digit of A and data memory | XCHD A, @RO | 30 | 1 | 1 | - | - | $(\mathrm{A} 3 \sim 0) \leftrightharpoons\left((\mathrm{RO}) 3{ }^{\sim} 00\right.$ |
|  | XCHD A, @R1 | 31 | 1 | 1 | - | - | $(\mathrm{A} 3 \sim 0) \leftrightharpoons((\mathrm{R} 1) 3 \sim 0)$ |
| Move to A from current page | MOVP A, @A | A3 | 1 | 2 | - | - | (A) - ( A$)$ ) within page |
| Move to A from Page 3 | MOVP3 A, @A | E3 | 1 | 2 | - | - | $(\mathrm{A})-((\mathrm{A}))$ within page 3 |

Operation Code X: Table 1
Flag*: This flag is set or reset in the state after executed instruction.

## Timer/Counter

| Operation | Mnemonic | OP <br> Code | Byte | Cycle | Flag |  | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | C | AC |  |
| Read Timer/Counter | MOV A, T | 42 | 1 | 1 | - | - | (A) - (T) |
| Load Timer/Counter | MOV T, A | 62 | 1 | 1 | - | - | $(T)-(A)$ |
| Start Timer | STRT T | 55 | 1 | 1 | - | - |  |
| Start Counter | STRT CNT | 45 | 1 | 1 | - | - |  |
| Stop Timer/Counter | STOP TCNT | 65 | 1 | 1 | - | - |  |
| Enable Timer/ Counter Interrupt | EN TCNTI | 25 | 1 | 1 | - | - |  |
| Disable Timer/ Counter Interrupt | DIS TCNTI | 35 | 1 | 1 | - | - |  |

## Control

| Operation | Mnemonic | OP Code | Byte | Cycle | Flag |  | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | C | AC |  |
| Enable DMA Handshake Lines | EN DMA | E5 | 1 | 1 | - | - |  |
| Enable IBF Interrupt | EN I | 05 | 1 | 1 | - | - |  |
| Disable IBF Interrupt | DIS I | 15 | 1 | 1 | - | - |  |
| Enable Master Interrupts | EN FLAGS | F5 | 1 | 1 | - | - |  |
| Select register bank 0 | SEL RBO | C5 | 1 | 1 | - | - | (BS) - 0 |
| Select register bank 1 | SEL RB1 | D5 | 1 | 1 | - | - | (BS) - 1 |
| No Operation | NOP | 00 | 1 | 1 | - | - |  |

Instruction Set Summary
(Continued)

## Register

| Operation | Mnemonic | OP <br> Code | Byte | Cycle | Flag |  | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | c | AC |  |
| Increment register | INC Rr | 1X | 1 | 1 | - | - | $(\mathrm{Rr})-(\mathrm{Rr})+1$ |
| Increment data memory | INC@RO | 10 | 1 | 1 | - | - | $((\mathrm{RO}))-((\mathrm{RO}))+1$ |
|  | INC@R1 | 11 | 1 | 1 | - | - | $((\mathrm{R} 1))-((\mathrm{R} 1))+1$ |
| Decrement register | DEC Rr | CX | 1 | 1 | - | - | $(\mathrm{Rr})-(\mathrm{Rr})-1$ |

Operation Code X: Table 1
Subroutine

|  | OP |  |  |  | Flag |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Operation | Mnemonic | Code | Byte | Cycle | C | AC | Note |
| Jump to Subroutine | CALL addr | $\% 4$ | 2 | 2 | - | - | Note (2) |
| Return | RET | 83 | 1 | 2 | - | - | Note (3) |
| Return and restore status | RETR | 93 | 1 | 2 | $*$ | $*$ | Note (4) |

Operation Code \%: Table 3
Flag*: This flag is set or reset in the state after executed instruction.
Flags

| Operation | Mnemonic | OP Code | Byte | Cycle | Flag |  | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | C | AC |  |
| Clear Carry | CLR C | 97 | 1 | 1 | Z | - | (C) -0 |
| Complement Carry | CPL C | A7 | 1 | 1 | CP | - | (C) $-(\bar{C})$ |
| Clear Flag 0 | CLR F0 | 85 | 1 | 1 | - | - | (FO) -0 |
| Complement Flag 0 | CPL F0 | 95 | 1 | 1 | - | - | (FO) - (FO) |
| Clear Flag 1 | CLR F1 | A5 | 1 | 1 | - | - | (F1) -0 |
| Complement Flag 1 | CPL F1 | B5 | 1 | 1 | - | - | $(\mathrm{F} 1)-(\overline{\mathrm{F} 1})$ |

Flag Z: Reset CP: Invert

## Branch

| Operation | Mnemonic | OP Code | Byte | Cycle | Flag |  | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | C | AC |  |
| Jump unconditional | JMP addr | \%4 | 2 | 2 | - | - | Unconditional Branch |
| Jump indirect | JMPP @ A | B3 | 1 | 2 | - | - | Unconditional Branch Note (5) |
| Decrement register and jump | DJNZ Rr,addr | EX | 2 | 2 | - | - | $(\mathrm{Rr}) \neq 0$ Note (6) |
| Jump on Carry = 1 | JC addr | F6 | 2 | 2 | - | - | (C) $=1$ |
| Jump on Carry $=0$ | JNC addr | E6 | 2 | 2 | - | - | (C) $=0$ |
| Jump on A Zero | JZ addr | C6 | 2 | 2 | - | - | $(\mathrm{A})=0$ |
| Jump on A not Zero | JNZ addr | 96 | 2 | 2 | - | - | $(\mathrm{A}) \neq 0$ |
| Jump on T0 = 1 | JT0 addr | 36 | 2 | 2 | - | - | (T0) $=\mathrm{H}$ |
| Jump on T0 $=0$ | JNTO addr | 26 | 2 | 2 | - | - | (TO) $=\mathrm{L}$ |
| Jump on T1 $=1$ | JT1 addr | 56 | 2 | 2 | - | - | $(\mathrm{T} 1)=\mathrm{H}$ |
| Jump on T1 $=0$ | JNT1 addr | 46 | 2 | 2 | - | - | $(\mathrm{T} 1)=\mathrm{L}$ |
| Jump on F0 = 1 | JFO addr | B6 | 2 | 2 | - | - | $(\mathrm{FO})=1$ |
| Jump on F1 $=1$ | JF1 addr | 76 | 2 | 2 | - | - | $(F 1)=1$ |
| $\begin{aligned} & \text { Jump on Timer Flag }=1 \text {, } \\ & \text { Clear Flag } \end{aligned}$ | JTF addr | 16 | 2 | 2 | - | - | $(\mathrm{TF})=1$ |
| Jump on IBF Flag $=0$ | JNIBF addr | D6 | 2 | 2 | - | - | (IBF) $=0$ |
| Jump on OBF Flag $=1$ | JOBF addr | 86 | 2 | 2 | - | - | $(\mathrm{OBF})=1$ |
| Jump on Accumulator Bit | JBb addr | \%2 | 2 | 2 | - | - | $(\mathrm{Ab})=1$ |

Operation Code X: Table 1 $\%$ : Table 3

Note 2: Call addr

$$
\begin{aligned}
& ((S P))-(P C),(P S W 7 \sim 4) \\
& (S P)-(S P)+1 \\
& (P C 10 \sim 8)-A_{H} \\
& (P C 7 \sim 0)-A_{L}
\end{aligned}
$$

Note 3: RET

$$
\begin{aligned}
& (S P)-(S P)-1 \\
& (P C)-((S P))
\end{aligned}
$$

Note 4: RETR

$$
\begin{aligned}
& (S P)-(S P)-1 \\
& (P C)-((S P)) \\
& (P S W 7 \sim 4) \leftarrow((S P))
\end{aligned}
$$

Note 5: JMPP @

$$
(P C 7 \sim 0)-((A))
$$

Note 6: DJNZ Rr, addr

$$
(R r)-(R r)-1
$$

if $(\mathrm{Rr}) \neq 0(\mathrm{PC} 7 \sim 0) \leftarrow$ addr
if $(\mathrm{Rr})=0$ Execute next instruction

Instruction Set Summary
(Continued)


OP Code Of JMP, CALL, JBb (Table 3)

$A_{H} ;$ Address $A_{10}, A_{9}, A_{8}$
$A_{L} ;$ Address $A_{7}$ to $A_{0}$
$B_{b} ; b$-th Bit on Accumulator

## Instruction Codes

|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | c | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | NOP |  | $\begin{aligned} & \text { OUT } \\ & \text { DBB, } \end{aligned}$ | $\begin{gathered} \text { ADD } \\ \text { A, \# } \end{gathered}$ | $\begin{aligned} & \text { JMP } \\ & 0 \times x \end{aligned}$ | $\underset{i}{\text { EN }}$ |  | $\underset{\mathrm{A}}{\mathrm{DEC}}$ |  | $\begin{gathered} \text { IN } \\ A, P 1 \end{gathered}$ | $\begin{gathered} \text { IN } \\ \mathrm{A}, \mathrm{P} 2 \end{gathered}$ |  | $\begin{gathered} \text { MOVD } \\ \text { A, P4 } \end{gathered}$ | $\begin{aligned} & \text { MOVD } \\ & \text { A, P5 } \end{aligned}$ | $\begin{aligned} & \text { MOVD } \\ & \text { A, P6 } \end{aligned}$ | $\begin{aligned} & \text { MOVD } \\ & \text { A, P7 } \end{aligned}$ |
| 1 | $\begin{aligned} & \text { INC } \\ & \text { @RO } \end{aligned}$ | $\begin{aligned} & \text { INC } \\ & \text { @R1 } \end{aligned}$ | $\begin{aligned} & \text { JBO } \\ & \text { addr } \end{aligned}$ | $\begin{gathered} \text { ADDC } \\ \text { A, \# } \end{gathered}$ | $\begin{aligned} & \text { CALL } \\ & 0 \times x \end{aligned}$ | DIS | JTF addr | $\underset{A}{\text { INC }}$ | $\begin{aligned} & \text { INC } \\ & \text { RO } \end{aligned}$ | $\begin{gathered} \text { INC } \\ \text { R1 } \end{gathered}$ | $\begin{gathered} \text { INC } \\ \text { R2 } \end{gathered}$ | $\begin{gathered} \text { INC } \\ \text { R3 } \end{gathered}$ | $\begin{gathered} \text { INC } \\ \text { R4 } \end{gathered}$ | $\begin{gathered} \text { INC } \\ \text { R5 } \end{gathered}$ | $\begin{gathered} \text { INC } \\ \text { R6 } \end{gathered}$ | $\begin{gathered} \text { INC } \\ \text { R7 } \end{gathered}$ |
| 2 | $\begin{gathered} \mathrm{XCH} \\ \text { A, @R0 } \end{gathered}$ | $\begin{gathered} \text { XCH } \\ \text { A, @R1 } \end{gathered}$ | $\begin{gathered} \text { IN } \\ \mathrm{A}, \mathrm{DBB} \end{gathered}$ | $\begin{gathered} \text { MOV } \\ \text { A, \# } \end{gathered}$ | $\begin{aligned} & \text { JMP } \\ & 1 \times \mathrm{x} \end{aligned}$ | $\begin{gathered} \text { EN } \\ \text { TCNTI } \end{gathered}$ | JNTO addr | $\underset{\mathrm{A}}{\mathrm{CLR}}$ | $\begin{aligned} & \mathrm{XCH} \\ & \mathrm{~A}, \mathrm{RO} \end{aligned}$ | $\begin{aligned} & \mathrm{XCH} \\ & \mathrm{~A}, \mathrm{R} 1 \end{aligned}$ | $\begin{aligned} & \mathrm{XCH} \\ & \mathrm{~A}, \mathrm{R} 2 \end{aligned}$ | $\begin{aligned} & \mathrm{XCH} \\ & \mathrm{~A}, \mathrm{R} 3 \end{aligned}$ | $\begin{aligned} & \mathrm{XCH} \\ & \mathrm{~A}, \mathrm{R} 4 \end{aligned}$ | $\begin{aligned} & \mathrm{XCH} \\ & \mathrm{~A}, \mathrm{R} 5 \end{aligned}$ | $\begin{aligned} & \mathrm{XCH} \\ & \mathrm{~A}, \mathrm{R} 6 \end{aligned}$ | $\begin{aligned} & \mathrm{XCH} \\ & \mathrm{~A}, \mathrm{R} 7 \end{aligned}$ |
| 3 | $\begin{aligned} & \text { XCHD } \\ & \text { A, @RO } \end{aligned}$ | $\begin{aligned} & \text { XCHD } \\ & \text { A, @R1 } \end{aligned}$ | $\begin{aligned} & \text { JB1 } \\ & \text { addr } \end{aligned}$ |  | $\begin{aligned} & \text { CALL } \\ & 1 \times x \end{aligned}$ | $\begin{gathered} \text { DIS } \\ \text { TCNTI } \end{gathered}$ | $\begin{aligned} & \text { JTO } \\ & \text { addr } \end{aligned}$ | $\underset{A}{\mathrm{CPL}}$ |  | $\begin{aligned} & \text { OUTL } \\ & \text { P1, A } \end{aligned}$ | $\begin{aligned} & \text { OUTL } \\ & \text { P2, A } \end{aligned}$ |  | movd <br> P4, A | $\begin{aligned} & \text { MOVD } \\ & \text { P5, A } \end{aligned}$ | MOVD <br> P6, A | $\begin{gathered} \text { MOVD } \\ \text { P7, A } \end{gathered}$ |
| 4 | $\begin{aligned} & \text { ORL } \\ & \text { A, @R0 } \end{aligned}$ | $\begin{gathered} \text { ORL } \\ \text { A, @R1 } \end{gathered}$ | $\begin{gathered} \mathrm{MOV} \\ \mathrm{~A}, \mathrm{~T} \end{gathered}$ | $\begin{aligned} & \text { ORL } \\ & \text { A, \# } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & 2 \times \mathrm{x} \end{aligned}$ | STRT | JNT1 addr | $\begin{aligned} & \text { SWAP } \\ & \text { A } \end{aligned}$ | $\begin{aligned} & \text { ORL } \\ & \text { A, RO } \end{aligned}$ | ORL <br> A, R1 | $\begin{aligned} & \text { ORL } \\ & \text { A, R2 } \end{aligned}$ | $\begin{aligned} & \text { ORL } \\ & \text { A, R3 } \end{aligned}$ | $\begin{aligned} & \text { ORL } \\ & \text { A, R4 } \end{aligned}$ | $\begin{aligned} & \text { ORL } \\ & \text { A, R5 } \end{aligned}$ | $\begin{aligned} & \text { ORL } \\ & \text { A, R6 } \end{aligned}$ | $\begin{aligned} & \text { ORL } \\ & \text { A, R7 } \end{aligned}$ |
| 5 | $\begin{gathered} \text { ANL } \\ \text { A, @RO } \end{gathered}$ | $\begin{gathered} \text { ANL } \\ \text { A, @R1 } \end{gathered}$ | $\begin{aligned} & \text { JB2 } \\ & \text { addr } \end{aligned}$ | $\begin{aligned} & \text { ANL } \\ & \text { A, \# } \end{aligned}$ | $\begin{aligned} & \text { CALL } \\ & 2 \times x \end{aligned}$ | $\underset{T}{\text { STRT }}$ | JT1 addr | $\begin{gathered} \text { DA } \\ \text { A } \end{gathered}$ | $\begin{aligned} & \text { ANL } \\ & \text { A, RO } \end{aligned}$ | $\begin{aligned} & \text { ANL } \\ & \text { A, R1 } \end{aligned}$ | $\begin{aligned} & \mathrm{ANL} \\ & \mathrm{~A}, \mathrm{R} 2 \end{aligned}$ | $\begin{aligned} & \text { ANL } \\ & \text { A, R3 } \end{aligned}$ | $\begin{aligned} & \text { ANL } \\ & \mathrm{A}, \mathrm{R} 4 \end{aligned}$ | $\begin{aligned} & \text { ANL } \\ & \mathrm{A}, \mathrm{RS} \end{aligned}$ | $\begin{aligned} & \text { ANL } \\ & \text { A, R6 } \end{aligned}$ | $\begin{aligned} & \text { ANL } \\ & \text { A, R7 } \end{aligned}$ |
| 6 | $\begin{gathered} \text { ADD } \\ \text { A, @RO } \end{gathered}$ | $\begin{aligned} & \text { ADD } \\ & \text { A, @R1 } \end{aligned}$ | $\begin{gathered} \text { MOV } \\ \mathrm{T}, \mathrm{~A} \end{gathered}$ |  | JMP $3 \times \mathrm{x}$ | $\begin{aligned} & \text { STOP } \\ & \text { TCNT } \end{aligned}$ |  | $\underset{A}{\text { RRC }}$ | $\begin{aligned} & \text { ADD } \\ & \text { A, RO } \end{aligned}$ | $\begin{aligned} & \text { ADD } \\ & \text { A, R1 } \end{aligned}$ | $\begin{aligned} & \text { ADD } \\ & \text { A, R2 } \end{aligned}$ | $\begin{aligned} & \text { ADD } \\ & \text { A, R3 } \end{aligned}$ | $\begin{aligned} & \text { ADD } \\ & \text { A, R4 } \end{aligned}$ | $\begin{aligned} & \text { ADD } \\ & \text { A, R } \end{aligned}$ | $\begin{aligned} & \text { ADD } \\ & \text { A, R6 } \end{aligned}$ | $\begin{aligned} & \text { ADD } \\ & \text { A, R7 } \end{aligned}$ |
| 7 | $\begin{aligned} & \text { ADDC } \\ & \text { A, @RO } \end{aligned}$ | ADDC <br> A, @R1 | $\begin{aligned} & \text { JB3 } \\ & \text { addr } \end{aligned}$ |  | $\begin{aligned} & \text { CALL } \\ & 3 x \times x \end{aligned}$ |  | JF1 addr | $\begin{gathered} \text { RR } \\ \text { A } \end{gathered}$ | $\begin{aligned} & \text { ADDC } \\ & \text { A, RO } \end{aligned}$ | $\begin{aligned} & \text { ADDC } \\ & \text { A, R1 } \end{aligned}$ | $\begin{aligned} & \text { ADDC } \\ & \text { A, R2 } \end{aligned}$ | $\begin{aligned} & \text { ADDC } \\ & \text { A, R3 } \end{aligned}$ | ADDC <br> A, R4 | $\begin{aligned} & \text { ADDC } \\ & \text { A, R5 } \end{aligned}$ | $\begin{gathered} \text { ADDC } \\ \text { A, R6 } \end{gathered}$ | $\begin{aligned} & \text { ADDC } \\ & \text { A, R7 } \end{aligned}$ |
| 8 |  |  |  | RET | $\mathrm{JMP}_{4 \times \mathrm{x}}$ | $\begin{gathered} \text { CLR } \\ \text { F0 } \end{gathered}$ | JOBF addr |  |  | $\begin{aligned} & \text { ORL } \\ & \text { P1, \# } \end{aligned}$ | $\begin{aligned} & \text { ORL } \\ & \text { P2, \# } \end{aligned}$ |  | $\begin{aligned} & \text { ORLD } \\ & \text { P4, A } \end{aligned}$ | $\begin{aligned} & \text { ORLD } \\ & \text { P5, A } \end{aligned}$ | $\begin{aligned} & \text { ORLD } \\ & \text { P6, A } \end{aligned}$ | $\begin{aligned} & \text { ORLD } \\ & \text { P7, A } \end{aligned}$ |
| 9 | $\begin{gathered} \text { MOV } \\ \text { sTs, A } \end{gathered}$ |  | JB4 addr | RETR | $\begin{gathered} \text { CALL } \\ 4 \times \mathrm{x} \end{gathered}$ | $\begin{aligned} & \text { CPL } \\ & \text { FO } \end{aligned}$ | JNZ addr | $\underset{\mathrm{C}}{\mathrm{CLR}}$ |  | ANL P1, \# | $\begin{aligned} & \text { ANL } \\ & \text { P2, \# } \end{aligned}$ |  | $\begin{gathered} \text { ANLD } \\ \text { P4, A } \end{gathered}$ | $\begin{gathered} \text { ANLD } \\ \text { P5, A } \end{gathered}$ | $\begin{gathered} \text { ANLD } \\ \text { P6, A } \end{gathered}$ | $\begin{aligned} & \text { ANLD } \\ & \text { P7, A } \end{aligned}$ |
| A | $\begin{gathered} \text { MOV } \\ @ R O, \text { A } \end{gathered}$ | $\begin{gathered} \text { MOV } \\ @ R 1, A \end{gathered}$ |  | MOVP <br> A, @A | $\begin{aligned} & \mathrm{JMP} \\ & 5 \times \mathrm{x} \end{aligned}$ | $\underset{F 1}{\text { CLR }}$ |  | $\stackrel{\mathrm{CPL}}{\mathrm{C}}$ | MOV <br> RO, A | MOV <br> R1, A | MOV <br> R2, A | MOV <br> R3, A | MOV <br> R4, A | MOV R5, A | MOV R6, A | MOV <br> R7, A |
| B | $\begin{gathered} \text { MOV } \\ \text { @RO, \# } \end{gathered}$ | $\begin{aligned} & \text { MOV } \\ & \text { @R1, } \end{aligned}$ | $\begin{aligned} & \text { JB5 } \\ & \text { addr } \end{aligned}$ | JMPP <br> @A | $\begin{aligned} & \text { CALL } \\ & 5 \times x \end{aligned}$ | $\begin{gathered} \mathrm{CPL} \\ \mathrm{~F} 1 \end{gathered}$ | JFO addr |  | $\begin{aligned} & \text { MOV } \\ & \text { RO, \# } \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \text { R1, \# } \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \text { R2, \# } \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \text { R3, \# } \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \text { R4, \# } \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \text { R5, \# } \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \text { R6, \# } \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \text { R7, \# } \end{aligned}$ |
| C |  |  |  |  | JMP $6 \times \times$ | $\begin{aligned} & \text { SEL } \\ & \text { RBO } \end{aligned}$ | $\underset{\text { addr }}{\mathrm{JZ}}$ | $\begin{gathered} \mathrm{MOV} \\ \mathrm{~A}, \mathrm{PSW} \end{gathered}$ | $\begin{gathered} \text { DEC } \\ \text { RO } \end{gathered}$ | $\begin{gathered} \text { DEC } \\ \text { R1 } \end{gathered}$ | $\begin{gathered} \text { DEC } \\ \text { R2 } \end{gathered}$ | $\begin{gathered} \text { DEC } \\ \text { R3 } \end{gathered}$ | $\begin{gathered} \text { DEC } \\ \text { R4 } \end{gathered}$ | $\begin{gathered} \text { DEC } \\ \text { R5 } \end{gathered}$ | $\begin{gathered} \text { DEC } \\ \text { RG } \end{gathered}$ | $\begin{gathered} \text { DEC } \\ \text { R7 } \end{gathered}$ |
| D | $\begin{gathered} \text { XRL } \\ \text { A, @RO } \end{gathered}$ | $\begin{gathered} \text { XRL } \\ \text { A, @R1 } \end{gathered}$ | JB6 addr | $\begin{aligned} & \text { XRL } \\ & \text { A, \# } \end{aligned}$ | $\begin{aligned} & \text { CALL } \\ & 6 \times x \end{aligned}$ | $\begin{aligned} & \text { SEL } \\ & \text { RB1 } \end{aligned}$ | JNIBF addr | $\begin{gathered} \text { MOV } \\ \text { PSW, A } \end{gathered}$ | $\begin{aligned} & \text { XRL } \\ & \text { A, RO } \end{aligned}$ | $\begin{aligned} & \text { XRL } \\ & A, R 1 \end{aligned}$ | $\begin{aligned} & \mathrm{XRL} \\ & \mathrm{~A}, \mathrm{R} 2 \end{aligned}$ | $\begin{aligned} & \text { XRL } \\ & \text { A, R3 } \end{aligned}$ | $\begin{aligned} & \mathrm{XRL} \\ & \mathrm{~A}, \mathrm{R} 4 \end{aligned}$ | $\begin{aligned} & \text { XRL } \\ & \text { A, R5 } \end{aligned}$ | $\begin{aligned} & \text { XRL } \\ & \text { A, R6 } \end{aligned}$ | $\begin{gathered} \text { XRL } \\ \mathrm{A}, \mathrm{RT} \end{gathered}$ |
| E |  |  |  | MOVP3 A.@A | $\begin{aligned} & \text { JMP } \\ & 7 \times x \end{aligned}$ | $\begin{aligned} & \text { EN } \\ & \text { DMA } \end{aligned}$ | JNC addr | $\begin{gathered} \text { RL } \\ \text { A } \end{gathered}$ | $\begin{gathered} \text { DJNZ } \\ \text { RO, addr } \end{gathered}$ | $\begin{gathered} \text { DJNZ } \\ \text { R1, addr } \end{gathered}$ | DJNZ <br> R2, addr | DJNZ R3, addr | $\begin{gathered} \text { DJNZ } \\ \text { R4, addr } \end{gathered}$ | DJNZ <br> R5, addr | $\begin{gathered} \text { DJNZ } \\ \text { R6, addr } \end{gathered}$ | $\begin{gathered} \text { DJNZ } \\ \text { R7, addr } \end{gathered}$ |
| F | $\begin{gathered} \text { MOV } \\ \text { A, @RO } \end{gathered}$ | $\begin{gathered} \text { MOV } \\ \text { A, @R1 } \end{gathered}$ | JB7 addr |  | $\begin{aligned} & \text { CALL } \\ & 7 \times x \end{aligned}$ | $\begin{gathered} \text { EN } \\ \text { FLAGS } \end{gathered}$ | JC addr | $\underset{\text { A }}{\text { RLC }}$ | $\begin{aligned} & \text { MOV } \\ & \text { A, RO } \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \text { A, R1 } \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \text { A, R2 } \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \text { A, R3 } \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \text { A, R4 } \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \text { A, R5 } \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \text { A, R6 } \end{aligned}$ | $\begin{aligned} & \mathrm{MOV} \\ & \mathrm{~A}, \mathrm{R} 7 \end{aligned}$ |

\#: Immediate data
$\square$ 1 Byte, 1 Cycle Instruction
$\square$ 1 Byte, 2 Cycle Instruction
$\square$ 2 Byte, 2 Cycle Instruction

## Absolute Maximum Ratings

## Recommended Operating Conditions

| Parameter | Symbol | Value | Unit |
| :--- | :--- | :--- | :--- |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{DD}}$ | -0.3 to +7.0 | V |
| Input Voltage | $\mathrm{V}_{\mathrm{IN}}$ | -0.3 to +7.0 | V |
| Operating Temperature | $\mathrm{T}_{\mathrm{A}}$ | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | $\mathrm{T}_{\text {stg }}$ | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Power Dissipation | $\mathrm{P}_{\mathrm{D}}$ | 1.5 | W |

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational specifications of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

| Parameter | Symbol | Value | Unit |
| :--- | :--- | :--- | :--- |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{DD}}$ | $+5.0 \pm 10 \%$ | V |
| Operating Temperature | $\mathrm{V}_{S S}$ | 0 | V |

## DC Characteristics

( $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{C C}=\mathrm{V}_{\mathrm{DD}}$ $=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$ )

| Parameter |  | Symbol | Test Conditions | Value |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |
| Input Low Voltage | All Except XTAL1, 2, $\overline{\text { RESET }}$ | $\mathrm{V}_{\text {IL }}$ |  | -0.3 | 0.8 | V |
|  | XTAL1,2, $\overline{\text { RESET }}$ | $\mathrm{V}_{\text {LL }}$ |  | -0.3 | 0.6 | V |
| Input High Voltage | All Except XTAL1, 2, $\overline{\text { RESET }}$ | $\mathrm{V}_{1 \text { H }}$ |  | 2.0 | $\mathrm{V}_{\mathrm{cc}}$ | V |
|  | XTAL1,2, RESET | $\mathrm{V}_{\mathrm{IH} 1}$ |  | 3.8 | $\mathrm{V}_{C C}$ | V |
| Output Low Voltage | $\mathrm{DB}_{0}$ to $\mathrm{DB}_{7}$ | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}_{\mathrm{OL}}=2.0 \mathrm{~mA}$ |  | 0.45 | V |
|  | P10-P17, P20-P27 SYNC | $\mathrm{V}_{\text {OL1 }}$ | $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ |  | 0.45 | V |
|  | PROG | $\mathrm{V}_{\mathrm{OL} 2}$ | $\mathrm{I}_{\mathrm{OL}}=1.0 \mathrm{~mA}$ |  | 0.45 | V |
| Output High Voltage | $\mathrm{DB}_{0}$ to $\mathrm{DB}_{7}$ | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{IOH}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ | 2.4 |  |  |
|  | All other outputs | $\mathrm{V}_{\mathrm{OH} 1}$ | $\mathrm{IOH}=-50 \mu \mathrm{~A}$ | 2.4 |  |  |
| Input Leakage Current | $\begin{aligned} & \mathrm{T}_{0}, \mathrm{~T}_{1}, \overline{\mathrm{RD}}, \overline{\mathrm{WR}}, \overline{\mathrm{CS}}, \\ & \mathrm{~A}_{0}, \mathrm{EA} \end{aligned}$ | IIL | $\mathrm{V}_{\text {SS }} \leqq \mathrm{V}_{\text {IN }} \leqq \mathrm{V}_{\text {CC }}$ |  | $\pm 10$ | $\mu \mathrm{A}$ |
| Output Leakage Current | $\begin{aligned} & \mathrm{DB}_{0} \text { to } \mathrm{DB}_{7} \\ & \text { (High Z State) } \end{aligned}$ | $\mathrm{I}_{\text {OL }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}+0.45 \mathrm{~V} \leqq \\ & \mathrm{~V}_{\mathrm{IN}} \leqq \mathrm{~V}_{\mathrm{CC}} \\ & \hline \end{aligned}$ |  | $\pm 10$ | $\mu \mathrm{A}$ |
| Input Low Current | $\begin{aligned} & \mathrm{P1}_{0} \text { to } \mathrm{P} 1_{7} \\ & \mathrm{P}_{2} \text { to } \mathrm{P2}_{7} \\ & \hline \end{aligned}$ | $\mathrm{I}_{\mathrm{L}}$ | $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ |  | 0.5 | mA |
|  | RESET, $\overline{\mathrm{SS}}$ | LIII | $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ |  | 0.2 | mA |
| $V_{D D}$ Supply Current |  | $\mathrm{I}_{\mathrm{DD}}$ |  |  | 15 | mA |
| Supply Current |  | $\begin{aligned} & \mathrm{I}_{\mathrm{CC}}{ }^{+} \\ & \mathrm{I}_{\mathrm{DD}} \end{aligned}$ |  |  | 125 | mA |

## AC Characteristics

$\left(\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{DD}}$
$=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$ )

## Data Bus Buffer Register Read (Refer to the Fig. 1)

| Parameter | Symbol | Test Conditions | Value |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| $\overline{\overline{C S}, \mathrm{~A}_{0} \text { Setup Time (to RD) }}$ | $t_{\text {AR }}$ |  | 0 |  | ns |
| $\overline{\overline{C S}}, \mathrm{~A}_{0}$ Hold Time (from $\overline{\mathrm{RD}}$ ) | $t_{\text {RA }}$ |  | 0 |  | ns |
| $\overline{\text { RD Pulse Width }}$ | $t_{\text {RR }}$ |  | 160 |  | ns |
| Data Delay Time (from $\overline{\mathrm{CS}}, \mathrm{A}_{0}$ ) | $t_{\text {AD }}$ | $\mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}$ |  | 130 | ns |
| Data Delay Time (from $\overline{\mathrm{RD}}$ ) | $t_{\text {RD }}$ | $\mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}$ |  | 130 | ns |
| Data Floating Time (from $\overline{\mathrm{RD}}$ ) | $t_{\text {DF }}$ |  |  | 85 | ns |
| Cycle Time MBL8042N |  | * | 2.5 | 15.0 | $\mu \mathrm{s}$ |
| MBL8042H |  | ** | 1.25 | 15.0 | $\mu \mathrm{s}$ |

${ }^{*} \mathrm{t}_{\mathrm{CY}}=2.50 \mu \mathrm{~s}$ at 6 MHz XTAL ( N version)
${ }^{* *} \mathrm{t}_{\mathrm{CY}}=1.25 \mu \mathrm{~s}$ at 12 MHz XTAL (H version)
Data Bus Buffer Register Write (Refer to the Fig. 2)

| Parameter | Symbol | Test Conditions | Value |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| $\overline{\overline{C S}}, \mathrm{~A}_{0}$ Setup Time (to $\overline{\mathrm{WR}}$ ) | $t_{\text {AW }}$ |  | 0 |  | ns |
| $\overline{\overline{C S},} \mathrm{~A}_{0}$ Hold Time (from $\overline{\mathrm{WR}}$ ) | $t_{\text {wa }}$ |  | 0 |  | ns |
| WR Pulse Width | $t_{\text {ww }}$ |  | 160 |  | ns |
| Data Setup Time (to WR) | $t_{\text {dw }}$ |  | 130 |  | ns |
| Data Hold Time (from WR) | $t_{\text {wD }}$ |  | 0 |  | ns |

Port 2 (Refer to the Fig. 3)*

| Parameter | Symbol | MBL8042 N |  | MBL8042H |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| Port Control Setup before Falling Edge of PROG Time (to PROG) | ${ }^{\text {t }}$ CP | 100 |  | 110 |  | ns |
| Port Control Hold after Falling Edge of PROG Time (from PROG) | $t_{\text {PC }}$ | 60 |  | 100 |  | ns |
| Output Data Setup Time (to PROG) | $t_{\text {DP }}$ | 200 |  | 250 |  | ns |
| Output Data Hold Time (from PROG) | $t_{\text {PD }}$ | 20 |  | 65 |  | ns |
| Input Data Hold Time (f́rom PROG) | $\mathrm{t}_{\text {PF }}$ | 0 | 150 | 0 | 150 | ns |
| PROG Time P2 Input Must be Valid | $t_{\text {PR }}$ |  | 650 |  | 810 | ns |
| PROG Pulse Width | $\mathrm{t}_{\mathrm{pP}}$ | 700 |  | 1200 |  | ns |

*at 6 MHz XTAL for N version
at 12 MHz XTAL for H version

## AC Characteristics

(Continued)
DMA Characteristics (Refer to the Fig. 4)

| Parameter | Symbol | Test Conditions | Value |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| DACK Setup Time (to $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ ) | $\mathrm{t}_{\text {ACC }}$ |  | 0 |  | ns |
| $\overline{\text { DACK }}$ Hold Time (from $\overline{\mathrm{RD}}, \overline{\mathrm{WF}}$, | $\mathrm{t}_{\mathrm{CAC}}$ |  | 0 |  | ns |
| Input Data Delay Time (from $\overline{\text { DACK }}$ ) | $\mathrm{t}_{\text {ACD }}$ | $C_{L}=150 \mathrm{pF}$ |  | 130 | ns |
| DRQ Clear Time (from RD, WR) | $t_{C R Q}$ |  |  | 100 | ns |

AC Test Conditions
$\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ (All except XTAL1, 2, $\overline{\text { RESET }}$ )
$=0.6 \mathrm{~V}$ (XTAL1, 2, RESET)
$\mathrm{V}_{\mathrm{IH}}=2.0 \mathrm{~V}$ (All except XTAL1, 2, RESET)
$=3.8 \mathrm{~V}$ (XTAL1, 2, RESET)
$\mathrm{V}_{\mathrm{OL}}=0.45 \mathrm{~V}$
$\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}$
Output Load
D0-D7
$\begin{aligned}: C_{L} & =150 p F \\ \text { All other outputs: } & C_{L}=80 p F\end{aligned}$

## Timing Diagram

Figure 1. Data Bus Buffer (DBB) Read Operation


Figure 2. Data Bus Buffer (DBB) Write Operation


## Timing Diagram

(Continued)
Figure 3. Port 2 (Lower 4 Bits) Operation in Connection with I/O Expander


Figure 4. DMA Operation


Oscillation Circuits
Crystal Oscillator
External Clock Driver


Package Dimensions Dimensions in inches (millimeters)

## 40-Lead Ceramic

(Metal Seal)

## Dual In-Line Package

## (Case No.: DIP-40C-A01)



Dimensions in inches (millimeters)

## 40-Lead Plastic

 Dual In-Line Package (Case No.: DIP-40P-M01)
© 1985 FUUITSU LIMITED D40005S-1C


[^0]:    Operation Code X: Table 2

